Renesas RL78 - 4. General Purpose Input/Outputs (GPIOs)

Published Aug 30, 2022

Hi! Welcome back again to CircuitBread. In our previous tutorial, we examined the RL78/G14 FPB and created our first RL78 project. But we have not really discussed the code in detail. How it makes the LED blink and how it detects the switch being pressed. In this tutorial, we will learn about RL78 GPIOs to understand the code we used in the previous tutorial and use that knowledge to configure the other ports of the RL78 MCU.

General Purpose Input/Outputs (GPIOs)

GPIOs are hardware inside an MCU which can be used to read or write digital signals. Reading digital signals means that you can use GPIOs to detect if a switch is pressed, or to detect if a PIR sensor sensed a motion, etc. Writing digital signals means that you can use GPIOs to turn on an LED or make it blink, or to output a signal that can be used to energize the coil of a relay, etc.

The RL78/G14 MCU has multiple GPIO ports. Each port can have up to eight bits and each bit is connected to a specific pin of the MCU. The 80-pin RL78/G14 MCU used on the RL78/G14 FPB has 15 ports (not all ports have eight bits). It has a total of 74 GPIO pins:

CMOS I/O: 64 (N-ch open drain I/O [EVDD tolerance]: 25)
CMOS input: 5
CMOS output: 1
N-ch open drain I/O [6 V tolerance]: 4

Check Suggested EEFAQ about CMOS: What is CMOS Technology?

As you can see in the list, there are 64 CMOS pins that can be configured as inputs or outputs and 25 of these pins can be also configured as N-channel open drain inputs or outputs. There are 5 CMOS pins that can be only used as inputs and 1 CMOS pin that can be only used as an output. The remaining 4 pins can be configured as inputs or outputs but they’re only N-channel open drain I/Os.

Registers Controlling Port Function

So we’ve been talking about using GPIOs to read or write digital signals. But how do we actually do it? Well, in an RL78 MCU or even in other MCUs, there are registers that control the function of a GPIO port or pin. In RL78 MCUs, we have these registers:

Port Mode Registers (PMmn)
Register number (m) = 0 to 8, 10 to 12, 14, 15
Register bit (n) = 0 to 7

These registers decide if a port or a bit is an input or an output. Setting them to 1 makes the port or bit an input while setting them to 0 makes the port or bit an output. The PM registers can be set by a 1-bit memory manipulation instruction which means that you can set a bit in a port without affecting the other bits. But if you want to set all the bits in a port, you can set them by an 8-bit memory manipulation instruction.

The default value of these registers after a reset is FFH (hex). This means that the bits in a port after a reset are all inputs by default. Take note that not all bits can be configured as inputs/outputs as there are bits that are input or output only. Please check chapter 4.3.1 of the hardware user’s manual to see which bits are input/output only.

Port Registers (Pmn)
Register number (m) = 0 to 8, 10 to 15
Register bit (n) = 0 to 7

If you have set a port or a bit (through the PM register) as an input, you can read the level of the input by reading the P register. If Pmn is 0, it means that the input level is low. If it is 1, then the input level is high.

Now, if you have set the port or bit (through the PM register) as an output, setting or writing 0 to the P register makes the port or bit output a low level while setting or writing 1 to the P register makes the port or bit output a high level.

The P registers can also be set by a 1-bit or 8-bit memory manipulation instruction and a reset signal clears them (set them to 0). Take note that there are bits that are read/write only. Please check chapter 4.3.2 of the hardware user’s manual to see the bits that are read/write only.

Pull-Up Resistor Option Registers (PUmn)
Register number (m) = 0, 1, 3 to 8, 10 to 12, 14
Register bit (n) = 0 to 7

Most of the GPIO pins of RL78 MCUs have on-chip pull-up resistors which can be used or not depending on the settings of the PU registers. Setting PUmn to 1 enables on-chip pull-up resistor while setting it to 0 disables the on-chip pull-up resistor.

For an 80-pin RL78/G14 MCU, out of 74 GPIO pins, 52 pins can use the on-chip pull-up resistor. But take note that you can only use the on-chip pull-resistor for pins that are set as inputs. You cannot use them for pins that are set to output mode or pins that are using alternate functions (ADC, UART, SPI, I2C, etc.).

The PU registers can also be set by a 1-bit or 8-bit memory manipulation instruction and a reset signal clears them (set them to 0 except PU4 which is set to 01H (hex) after reset). Please check chapter 4.3.3 of the hardware user’s manual to see the bits that cannot use an on-chip pull-up resistor.

Port Input Mode Registers (PIMmn)
Register number (m) = 0, 1, 3 to 5, 8, 14
Register bit (n) = 0 to 7

If you’ve set the PM register to input mode, the PIM registers set the type of input buffer of the pin. Again, not all pins have this register so please refer to table 4-7 to table 4-13 and chapter 4.3.4 of the hardware user’s manual to see which bits/pins have this register.

The input buffer determines the voltage level of a high and low signal. There are two types of input buffer: Normal input buffer if you set PIMmn to 0 and TTL Input buffer if you set PIMmn to 1.

According to the hardware user’s manual, under the DC Pin Characteristics of the RL78 MCU, the voltage level of a high input signal when using a normal input buffer is between 0.8EVDD0 (minimum) and EVDD0 (maximum). EVDD in the RL78/G14 FPB is equal to TARGET_VCC which can be ~5V or ~3.3V depending on the power supply selector header setting. We set the operating voltage of the RL78/G14 FPB to VBUS (~5V), so a high signal is between ~4 and ~5V. The low input voltage when using a normal input buffer is between 0 and 0.2EVDD0 or 0V to ~1V if the RL78/G14 FPB power supply is ~5V.

If PIMmn is set to 1 to use the TTL input buffer, the minimum voltage of a high signal is set to a fixed voltage, 2.2V, 2.0V, or 1.5V depending on the voltage level of EVDD0 (check the table below). The maximum is EVDD0. For low input voltage, the minimum voltage is 0V while the maximum is 0.8V, 0.5V, or 0.32V depending on the voltage level of EVDD0 (check the table below).

For normal GPIO operations, we can just use the normal input buffer. But for serial communication with external devices that have a different operating voltage, I think this is where we can utilize the TTL input buffer.

The PIM registers can also be set by a 1-bit or 8-bit memory manipulation instruction and a reset signal clears them (set them to 0).

Figure 1. RL78/G14 DC Pin Characteristics (Input Voltage).

Port Output Mode Registers (POMmn)
Register number (m) = 0, 1, 3 to 5, 7, 8, 14
Register bit (n) = 0 to 5, 7

If you’ve set the PM register to output mode, the POM registers control whether the output pin can be driven up or down (Normal or Push-Pull Output Mode, POMmn set to 0) or just down (N-Channel Open-Drain Output Mode, POMmn set to 1).

The user’s manual recommends to use the n-channel open-drain output mode during serial communication with an external device that has a different operating voltage, and for the SDA00, SDA01, SDA10, SDA11, SDA20, SDA21, SDA30, and SDA31 pins during simplified I2C communication with an external device of the same voltage. But take note that if POMmn is set to 1, you cannot use the on-chip pull-up resistor.

The POM registers can also be set by a 1-bit or 8-bit memory manipulation instruction and a reset signal clears them (set them to 0). Also, not all bits/pins have this register so please refer to table 4-7 to table 4-13 and chapter 4.3.5 of the hardware user’s manual to see which bits/pins have this register.

Port Mode Control Registers (PMCmn)
Register number (m) = 0, 1, 10, 12, 14
Register bit (n) = 0, 2, 3, 6, 7

These pins P02, P03, P12, P13, P16, P17, P100, P120, and P147 can be set as digital I/Os or as analog inputs when using the ADC peripheral through the PMC registers. You can set the PMC registers using a 1-bit or 8-bit memory manipulation instruction to 0 if you want those pins to be digital I/Os or to 1 if you want them to be analog inputs. A reset signal sets these registers to FFH (hex) except for the PMC1 register which is set to 00H (hex) after a reset. Also, the availability of some PMCmn registers depends on the number of pins of the MCU. So please refer to chapter 4.3.6 of the hardware user’s manual for more info.

A/D Port Configuration Register (ADPC)

The ADPC register is used to switch these pins P20/ANI0, P21/ANI1, P22/ANI2/ANO0, P23/ANI3/ANO1, P24/ANI4 to P27/ANI7, ANI8/P150 to ANI14/P156 to digital I/Os or analog function of the ADC. Also, it is used to switch these pins P22/ANO0/ANI2 and P23/ANO1/ANI3 to digital I/Os or analog function of the DAC. The ADPC register can be only set by an 8-bit memory manipulation instruction and a reset signal clears it to 00H (hex). We will just discuss more about this register in the ADC tutorial.
Peripheral I/O Redirection Register 0, 1 (PIOR0, PIOR1)

The PIOR register is used to enable or disable the peripheral I/O redirect function which is used to switch ports to which alternate functions are assigned. For example, the alternate function external interrupt INTP9 can be used on P75 or P43. To switch between these pins, you can set the bit PIOR00 of the PIOR0 register to 0 (P75) or 1 (P43).

You can check chapter 2.1 of the hardware user's manual to see the alternate functions of the pin of a port and chapter 4.3.8 and 4.3.9 for the PIOR registers setting. The PIOR registers can be only set by an 8-bit memory manipulation instruction and a reset signal clears it to 00H (hex).
Global Digital Input Disable Register (GDIDIS)

When you’re trying to achieve low power consumption and there are I/O ports that use EVDD as power supply that you’re not using, you can use the GDIDIS register to prevent through-current flowing to the input buffers of the unused input ports. It can be set by a 1-bit or 8-bit memory manipulation instruction and a reset signal clears it to 00H (hex). But for now, we’re not using this yet so let’s just discuss more about this later when we discuss lower power mode.

We’ve discussed nine registers but usually, when we set a pin as an input or output, we just set the PM and P registers, or sometimes we include the PU register if we’re using the on-chip pull-up resistor. This is because I think we can just leave the default value of the other registers as long as we’re not using a TTL input buffer, or an N-channel open-drain output, or pins that are, by default, analog inputs.

First Project Code

Now that we’ve already discussed the registers that control the port function, let’s check again the code in our first project to see how we set the GPIO registers in e2 studio. So let’s open e2 studio and the project we created in the previous tutorial.

/***********************************************************************************************************************
* DISCLAIMER
* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products.
* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all
* applicable laws, including copyright laws. 
* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED
* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
* NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY
* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT,
* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR
* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability 
* of this software. By using this software, you agree to the additional terms and conditions found by accessing the 
* following link:
* http://www.renesas.com/disclai...
*
* Copyright (C) 2011, 2021 Renesas Electronics Corporation. All rights reserved.
***********************************************************************************************************************/
 
/***********************************************************************************************************************
* File Name    : r_main.c
* Version      : CodeGenerator for RL78/G14 V2.05.06.02 [08 Nov 2021]
* Device(s)    : R5F104ML
* Tool-Chain   : GCCRL78
* Description  : This file implements main function.
* Creation Date: 02/08/2022
***********************************************************************************************************************/
 
/***********************************************************************************************************************
Includes
***********************************************************************************************************************/
#include "r_cg_macrodriver.h"
#include "r_cg_cgc.h"
/* Start user code for include. Do not edit comment generated here */
/* End user code. Do not edit comment generated here */
#include "r_cg_userdefine.h"
 
/***********************************************************************************************************************
Global variables and functions
***********************************************************************************************************************/
/* Start user code for global. Do not edit comment generated here */
/* End user code. Do not edit comment generated here */
void R_MAIN_UserInit(void);
 
/***********************************************************************************************************************
* Function Name: main
* Description  : This function implements main function.
* Arguments    : None
* Return Value : None
***********************************************************************************************************************/
void main(void)
{
    R_MAIN_UserInit();
    /* Start user code. Do not edit comment generated here */
    PM4_bit.no4 = 0;
	unsigned int i;
	unsigned int j;
	while (1U)
	{
		if (P13_bit.no7 == 1) {
			P4_bit.no4 = 1;
 
			for (i = 0; i < 65535; i++) {
				for (j = 0; j < 32; j++) {
				}
			}
 
			P4_bit.no4 = 0;
 
			for (i = 0; i < 65535; i++) {
				for (j = 0; j < 32; j++) {
				}
			}
		}
		else {
			P4_bit.no4 = 1;
 
			for (i = 0; i < 65535; i++) {
				for (j = 0; j < 4; j++) {
				}
			}
 
			P4_bit.no4 = 0;
 
			for (i = 0; i < 65535; i++) {
				for (j = 0; j < 4; j++) {
				}
			}
		}
	}
    /* End user code. Do not edit comment generated here */
}
 
 
/***********************************************************************************************************************
* Function Name: R_MAIN_UserInit
* Description  : This function adds user code before implementing main function.
* Arguments    : None
* Return Value : None
***********************************************************************************************************************/
void R_MAIN_UserInit(void)
{
    /* Start user code. Do not edit comment generated here */
    EI();
    /* End user code. Do not edit comment generated here */
}
 
/* Start user code for adding. Do not edit comment generated here */
/* End user code. Do not edit comment generated here */

Then in the project explorer, let’s open the generate folder and then the iodefine.h file. The iodefine.h header file contains structures, unions, and macros that were generated when we created the project.

/************************************************************************/
/* Header file generated from device file:                              */
/*    DR5F104ML.DVF                                                     */
/*    V2.30a (2021/06/11)                                               */
/*    Copyright(C) 2021 Renesas                                         */
/* Tool Version: 4.0.5                                                  */
/* Date Generated: 2021/03/09                                           */
/************************************************************************/
 
#ifndef __INTRINSIC_FUNCTIONS
#define __INTRINSIC_FUNCTIONS
 
#define DI() asm("di")
#define EI() asm("ei")
#define HALT() asm("halt")
#define NOP() asm("nop")
#define STOP() asm("stop")
 
#endif
 
#ifndef __IOREG_BIT_STRUCTURES
#define __IOREG_BIT_STRUCTURES
typedef struct {
	unsigned char no0 :1;
	unsigned char no1 :1;
	unsigned char no2 :1;
	unsigned char no3 :1;
	unsigned char no4 :1;
	unsigned char no5 :1;
	unsigned char no6 :1;
	unsigned char no7 :1;
} __BITS8;
 
typedef struct {
	unsigned short no0 :1;
	unsigned short no1 :1;
	unsigned short no2 :1;
	unsigned short no3 :1;
	unsigned short no4 :1;
	unsigned short no5 :1;
	unsigned short no6 :1;
	unsigned short no7 :1;
	unsigned short no8 :1;
	unsigned short no9 :1;
	unsigned short no10 :1;
	unsigned short no11 :1;
	unsigned short no12 :1;
	unsigned short no13 :1;
	unsigned short no14 :1;
	unsigned short no15 :1;
} __BITS16;
 
#endif
 
#ifndef IODEFINE_H
#define IODEFINE_H
 
/*
 IO Registers
 */
union un_p0 {
	unsigned char p0;
	__BITS8 BIT;
};
union un_p1 {
	unsigned char p1;
	__BITS8 BIT;
};
union un_p2 {
	unsigned char p2;
	__BITS8 BIT;
};
union un_p3 {
	unsigned char p3;
	__BITS8 BIT;
};
union un_p4 {
	unsigned char p4;
	__BITS8 BIT;
};
union un_p5 {
	unsigned char p5;
	__BITS8 BIT;
};
union un_p6 {
	unsigned char p6;
	__BITS8 BIT;
};
union un_p7 {
	unsigned char p7;
	__BITS8 BIT;
};
union un_p10 {
	unsigned char p10;
	__BITS8 BIT;
};
union un_p11 {
	unsigned char p11;
	__BITS8 BIT;
};
union un_p12 {
	unsigned char p12;
	__BITS8 BIT;
};
union un_p13 {
	unsigned char p13;
	__BITS8 BIT;
};
union un_p14 {
	unsigned char p14;
	__BITS8 BIT;
};
union un_p15 {
	unsigned char p15;
	__BITS8 BIT;
};
union un_pm0 {
	unsigned char pm0;
	__BITS8 BIT;
};
union un_pm1 {
	unsigned char pm1;
	__BITS8 BIT;
};
union un_pm2 {
	unsigned char pm2;
	__BITS8 BIT;
};
union un_pm3 {
	unsigned char pm3;
	__BITS8 BIT;
};
union un_pm4 {
	unsigned char pm4;
	__BITS8 BIT;
};
union un_pm5 {
	unsigned char pm5;
	__BITS8 BIT;
};
union un_pm6 {
	unsigned char pm6;
	__BITS8 BIT;
};
union un_pm7 {
	unsigned char pm7;
	__BITS8 BIT;
};
union un_pm10 {
	unsigned char pm10;
	__BITS8 BIT;
};
union un_pm11 {
	unsigned char pm11;
	__BITS8 BIT;
};
union un_pm12 {
	unsigned char pm12;
	__BITS8 BIT;
};
union un_pm14 {
	unsigned char pm14;
	__BITS8 BIT;
};
union un_pm15 {
	unsigned char pm15;
	__BITS8 BIT;
};
union un_adm0 {
	unsigned char adm0;
	__BITS8 BIT;
};
union un_ads {
	unsigned char ads;
	__BITS8 BIT;
};
union un_adm1 {
	unsigned char adm1;
	__BITS8 BIT;
};
union un_dam {
	unsigned char dam;
	__BITS8 BIT;
};
union un_krm {
	unsigned char krm;
	__BITS8 BIT;
};
union un_egp0 {
	unsigned char egp0;
	__BITS8 BIT;
};
union un_egn0 {
	unsigned char egn0;
	__BITS8 BIT;
};
union un_egp1 {
	unsigned char egp1;
	__BITS8 BIT;
};
union un_egn1 {
	unsigned char egn1;
	__BITS8 BIT;
};
union un_iics0 {
	unsigned char iics0;
	__BITS8 BIT;
};
union un_iicf0 {
	unsigned char iicf0;
	__BITS8 BIT;
};
union un_iics1 {
	unsigned char iics1;
	__BITS8 BIT;
};
union un_iicf1 {
	unsigned char iicf1;
	__BITS8 BIT;
};
union un_rtcc0 {
	unsigned char rtcc0;
	__BITS8 BIT;
};
union un_rtcc1 {
	unsigned char rtcc1;
	__BITS8 BIT;
};
union un_csc {
	unsigned char csc;
	__BITS8 BIT;
};
union un_ostc {
	unsigned char ostc;
	__BITS8 BIT;
};
union un_ckc {
	unsigned char ckc;
	__BITS8 BIT;
};
union un_cks0 {
	unsigned char cks0;
	__BITS8 BIT;
};
union un_cks1 {
	unsigned char cks1;
	__BITS8 BIT;
};
union un_lvim {
	unsigned char lvim;
	__BITS8 BIT;
};
union un_lvis {
	unsigned char lvis;
	__BITS8 BIT;
};
union un_if2 {
	unsigned short if2;
	__BITS16 BIT;
};
union un_if2l {
	unsigned char if2l;
	__BITS8 BIT;
};
union un_if2h {
	unsigned char if2h;
	__BITS8 BIT;
};
union un_mk2 {
	unsigned short mk2;
	__BITS16 BIT;
};
union un_mk2l {
	unsigned char mk2l;
	__BITS8 BIT;
};
union un_mk2h {
	unsigned char mk2h;
	__BITS8 BIT;
};
union un_pr02 {
	unsigned short pr02;
	__BITS16 BIT;
};
union un_pr02l {
	unsigned char pr02l;
	__BITS8 BIT;
};
union un_pr02h {
	unsigned char pr02h;
	__BITS8 BIT;
};
union un_pr12 {
	unsigned short pr12;
	__BITS16 BIT;
};
union un_pr12l {
	unsigned char pr12l;
	__BITS8 BIT;
};
union un_pr12h {
	unsigned char pr12h;
	__BITS8 BIT;
};
union un_if0 {
	unsigned short if0;
	__BITS16 BIT;
};
union un_if0l {
	unsigned char if0l;
	__BITS8 BIT;
};
union un_if0h {
	unsigned char if0h;
	__BITS8 BIT;
};
union un_if1 {
	unsigned short if1;
	__BITS16 BIT;
};
union un_if1l {
	unsigned char if1l;
	__BITS8 BIT;
};
union un_if1h {
	unsigned char if1h;
	__BITS8 BIT;
};
union un_mk0 {
	unsigned short mk0;
	__BITS16 BIT;
};
union un_mk0l {
	unsigned char mk0l;
	__BITS8 BIT;
};
union un_mk0h {
	unsigned char mk0h;
	__BITS8 BIT;
};
union un_mk1 {
	unsigned short mk1;
	__BITS16 BIT;
};
union un_mk1l {
	unsigned char mk1l;
	__BITS8 BIT;
};
union un_mk1h {
	unsigned char mk1h;
	__BITS8 BIT;
};
union un_pr00 {
	unsigned short pr00;
	__BITS16 BIT;
};
union un_pr00l {
	unsigned char pr00l;
	__BITS8 BIT;
};
union un_pr00h {
	unsigned char pr00h;
	__BITS8 BIT;
};
union un_pr01 {
	unsigned short pr01;
	__BITS16 BIT;
};
union un_pr01l {
	unsigned char pr01l;
	__BITS8 BIT;
};
union un_pr01h {
	unsigned char pr01h;
	__BITS8 BIT;
};
union un_pr10 {
	unsigned short pr10;
	__BITS16 BIT;
};
union un_pr10l {
	unsigned char pr10l;
	__BITS8 BIT;
};
union un_pr10h {
	unsigned char pr10h;
	__BITS8 BIT;
};
union un_pr11 {
	unsigned short pr11;
	__BITS16 BIT;
};
union un_pr11l {
	unsigned char pr11l;
	__BITS8 BIT;
};
union un_pr11h {
	unsigned char pr11h;
	__BITS8 BIT;
};
union un_pmc {
	unsigned char pmc;
	__BITS8 BIT;
};
 
#define P0 (*(volatile union un_p0 *)0xFFF00).p0
#define P0_bit (*(volatile union un_p0 *)0xFFF00).BIT
#define P1 (*(volatile union un_p1 *)0xFFF01).p1
#define P1_bit (*(volatile union un_p1 *)0xFFF01).BIT
#define P2 (*(volatile union un_p2 *)0xFFF02).p2
#define P2_bit (*(volatile union un_p2 *)0xFFF02).BIT
#define P3 (*(volatile union un_p3 *)0xFFF03).p3
#define P3_bit (*(volatile union un_p3 *)0xFFF03).BIT
#define P4 (*(volatile union un_p4 *)0xFFF04).p4
#define P4_bit (*(volatile union un_p4 *)0xFFF04).BIT
#define P5 (*(volatile union un_p5 *)0xFFF05).p5
#define P5_bit (*(volatile union un_p5 *)0xFFF05).BIT
#define P6 (*(volatile union un_p6 *)0xFFF06).p6
#define P6_bit (*(volatile union un_p6 *)0xFFF06).BIT
#define P7 (*(volatile union un_p7 *)0xFFF07).p7
#define P7_bit (*(volatile union un_p7 *)0xFFF07).BIT
#define P10 (*(volatile union un_p10 *)0xFFF0A).p10
#define P10_bit (*(volatile union un_p10 *)0xFFF0A).BIT
#define P11 (*(volatile union un_p11 *)0xFFF0B).p11
#define P11_bit (*(volatile union un_p11 *)0xFFF0B).BIT
#define P12 (*(volatile union un_p12 *)0xFFF0C).p12
#define P12_bit (*(volatile union un_p12 *)0xFFF0C).BIT
#define P13 (*(volatile union un_p13 *)0xFFF0D).p13
#define P13_bit (*(volatile union un_p13 *)0xFFF0D).BIT
#define P14 (*(volatile union un_p14 *)0xFFF0E).p14
#define P14_bit (*(volatile union un_p14 *)0xFFF0E).BIT
#define P15 (*(volatile union un_p15 *)0xFFF0F).p15
#define P15_bit (*(volatile union un_p15 *)0xFFF0F).BIT
#define SDR00 (*(volatile unsigned short *)0xFFF10)
#define SIO00 (*(volatile unsigned char *)0xFFF10)
#define TXD0 (*(volatile unsigned char *)0xFFF10)
#define SDR01 (*(volatile unsigned short *)0xFFF12)
#define RXD0 (*(volatile unsigned char *)0xFFF12)
#define SIO01 (*(volatile unsigned char *)0xFFF12)
#define SDR12 (*(volatile unsigned short *)0xFFF14)
#define SIO30 (*(volatile unsigned char *)0xFFF14)
#define TXD3 (*(volatile unsigned char *)0xFFF14)
#define SDR13 (*(volatile unsigned short *)0xFFF16)
#define RXD3 (*(volatile unsigned char *)0xFFF16)
#define SIO31 (*(volatile unsigned char *)0xFFF16)
#define TDR00 (*(volatile unsigned short *)0xFFF18)
#define TDR01 (*(volatile unsigned short *)0xFFF1A)
#define TDR01L (*(volatile unsigned char *)0xFFF1A)
#define TDR01H (*(volatile unsigned char *)0xFFF1B)
#define ADCR (*(volatile unsigned short *)0xFFF1E)
#define ADCRH (*(volatile unsigned char *)0xFFF1F)
#define PM0 (*(volatile union un_pm0 *)0xFFF20).pm0
#define PM0_bit (*(volatile union un_pm0 *)0xFFF20).BIT
#define PM1 (*(volatile union un_pm1 *)0xFFF21).pm1
#define PM1_bit (*(volatile union un_pm1 *)0xFFF21).BIT
#define PM2 (*(volatile union un_pm2 *)0xFFF22).pm2
#define PM2_bit (*(volatile union un_pm2 *)0xFFF22).BIT
#define PM3 (*(volatile union un_pm3 *)0xFFF23).pm3
#define PM3_bit (*(volatile union un_pm3 *)0xFFF23).BIT
#define PM4 (*(volatile union un_pm4 *)0xFFF24).pm4
#define PM4_bit (*(volatile union un_pm4 *)0xFFF24).BIT
#define PM5 (*(volatile union un_pm5 *)0xFFF25).pm5
#define PM5_bit (*(volatile union un_pm5 *)0xFFF25).BIT
#define PM6 (*(volatile union un_pm6 *)0xFFF26).pm6
#define PM6_bit (*(volatile union un_pm6 *)0xFFF26).BIT
#define PM7 (*(volatile union un_pm7 *)0xFFF27).pm7
#define PM7_bit (*(volatile union un_pm7 *)0xFFF27).BIT
#define PM10 (*(volatile union un_pm10 *)0xFFF2A).pm10
#define PM10_bit (*(volatile union un_pm10 *)0xFFF2A).BIT
#define PM11 (*(volatile union un_pm11 *)0xFFF2B).pm11
#define PM11_bit (*(volatile union un_pm11 *)0xFFF2B).BIT
#define PM12 (*(volatile union un_pm12 *)0xFFF2C).pm12
#define PM12_bit (*(volatile union un_pm12 *)0xFFF2C).BIT
#define PM14 (*(volatile union un_pm14 *)0xFFF2E).pm14
#define PM14_bit (*(volatile union un_pm14 *)0xFFF2E).BIT
#define PM15 (*(volatile union un_pm15 *)0xFFF2F).pm15
#define PM15_bit (*(volatile union un_pm15 *)0xFFF2F).BIT
#define ADM0 (*(volatile union un_adm0 *)0xFFF30).adm0
#define ADM0_bit (*(volatile union un_adm0 *)0xFFF30).BIT
#define ADS (*(volatile union un_ads *)0xFFF31).ads
#define ADS_bit (*(volatile union un_ads *)0xFFF31).BIT
#define ADM1 (*(volatile union un_adm1 *)0xFFF32).adm1
#define ADM1_bit (*(volatile union un_adm1 *)0xFFF32).BIT
#define DACS0 (*(volatile unsigned char *)0xFFF34)
#define DACS1 (*(volatile unsigned char *)0xFFF35)
#define DAM (*(volatile union un_dam *)0xFFF36).dam
#define DAM_bit (*(volatile union un_dam *)0xFFF36).BIT
#define KRM (*(volatile union un_krm *)0xFFF37).krm
#define KRM_bit (*(volatile union un_krm *)0xFFF37).BIT
#define EGP0 (*(volatile union un_egp0 *)0xFFF38).egp0
#define EGP0_bit (*(volatile union un_egp0 *)0xFFF38).BIT
#define EGN0 (*(volatile union un_egn0 *)0xFFF39).egn0
#define EGN0_bit (*(volatile union un_egn0 *)0xFFF39).BIT
#define EGP1 (*(volatile union un_egp1 *)0xFFF3A).egp1
#define EGP1_bit (*(volatile union un_egp1 *)0xFFF3A).BIT
#define EGN1 (*(volatile union un_egn1 *)0xFFF3B).egn1
#define EGN1_bit (*(volatile union un_egn1 *)0xFFF3B).BIT
#define SDR02 (*(volatile unsigned short *)0xFFF44)
#define SIO10 (*(volatile unsigned char *)0xFFF44)
#define TXD1 (*(volatile unsigned char *)0xFFF44)
#define SDR03 (*(volatile unsigned short *)0xFFF46)
#define RXD1 (*(volatile unsigned char *)0xFFF46)
#define SIO11 (*(volatile unsigned char *)0xFFF46)
#define SDR10 (*(volatile unsigned short *)0xFFF48)
#define SIO20 (*(volatile unsigned char *)0xFFF48)
#define TXD2 (*(volatile unsigned char *)0xFFF48)
#define SDR11 (*(volatile unsigned short *)0xFFF4A)
#define RXD2 (*(volatile unsigned char *)0xFFF4A)
#define SIO21 (*(volatile unsigned char *)0xFFF4A)
#define IICA0 (*(volatile unsigned char *)0xFFF50)
#define IICS0 (*(volatile union un_iics0 *)0xFFF51).iics0
#define IICS0_bit (*(volatile union un_iics0 *)0xFFF51).BIT
#define IICF0 (*(volatile union un_iicf0 *)0xFFF52).iicf0
#define IICF0_bit (*(volatile union un_iicf0 *)0xFFF52).BIT
#define IICA1 (*(volatile unsigned char *)0xFFF54)
#define IICS1 (*(volatile union un_iics1 *)0xFFF55).iics1
#define IICS1_bit (*(volatile union un_iics1 *)0xFFF55).BIT
#define IICF1 (*(volatile union un_iicf1 *)0xFFF56).iicf1
#define IICF1_bit (*(volatile union un_iicf1 *)0xFFF56).BIT
#define TRDGRC0 (*(volatile unsigned short *)0xFFF58)
#define TRDGRD0 (*(volatile unsigned short *)0xFFF5A)
#define TRDGRC1 (*(volatile unsigned short *)0xFFF5C)
#define TRDGRD1 (*(volatile unsigned short *)0xFFF5E)
#define TRGGRC (*(volatile unsigned short *)0xFFF60)
#define TRGGRD (*(volatile unsigned short *)0xFFF62)
#define TDR02 (*(volatile unsigned short *)0xFFF64)
#define TDR03 (*(volatile unsigned short *)0xFFF66)
#define TDR03L (*(volatile unsigned char *)0xFFF66)
#define TDR03H (*(volatile unsigned char *)0xFFF67)
#define TDR10 (*(volatile unsigned short *)0xFFF70)
#define TDR11 (*(volatile unsigned short *)0xFFF72)
#define TDR11L (*(volatile unsigned char *)0xFFF72)
#define TDR11H (*(volatile unsigned char *)0xFFF73)
#define TDR12 (*(volatile unsigned short *)0xFFF74)
#define TDR13 (*(volatile unsigned short *)0xFFF76)
#define TDR13L (*(volatile unsigned char *)0xFFF76)
#define TDR13H (*(volatile unsigned char *)0xFFF77)
#define ITMC (*(volatile unsigned short *)0xFFF90)
#define SEC (*(volatile unsigned char *)0xFFF92)
#define MIN (*(volatile unsigned char *)0xFFF93)
#define HOUR (*(volatile unsigned char *)0xFFF94)
#define WEEK (*(volatile unsigned char *)0xFFF95)
#define DAY (*(volatile unsigned char *)0xFFF96)
#define MONTH (*(volatile unsigned char *)0xFFF97)
#define YEAR (*(volatile unsigned char *)0xFFF98)
#define SUBCUD (*(volatile unsigned char *)0xFFF99)
#define ALARMWM (*(volatile unsigned char *)0xFFF9A)
#define ALARMWH (*(volatile unsigned char *)0xFFF9B)
#define ALARMWW (*(volatile unsigned char *)0xFFF9C)
#define RTCC0 (*(volatile union un_rtcc0 *)0xFFF9D).rtcc0
#define RTCC0_bit (*(volatile union un_rtcc0 *)0xFFF9D).BIT
#define RTCC1 (*(volatile union un_rtcc1 *)0xFFF9E).rtcc1
#define RTCC1_bit (*(volatile union un_rtcc1 *)0xFFF9E).BIT
#define CMC (*(volatile unsigned char *)0xFFFA0)
#define CSC (*(volatile union un_csc *)0xFFFA1).csc
#define CSC_bit (*(volatile union un_csc *)0xFFFA1).BIT
#define OSTC (*(volatile union un_ostc *)0xFFFA2).ostc
#define OSTC_bit (*(volatile union un_ostc *)0xFFFA2).BIT
#define OSTS (*(volatile unsigned char *)0xFFFA3)
#define CKC (*(volatile union un_ckc *)0xFFFA4).ckc
#define CKC_bit (*(volatile union un_ckc *)0xFFFA4).BIT
#define CKS0 (*(volatile union un_cks0 *)0xFFFA5).cks0
#define CKS0_bit (*(volatile union un_cks0 *)0xFFFA5).BIT
#define CKS1 (*(volatile union un_cks1 *)0xFFFA6).cks1
#define CKS1_bit (*(volatile union un_cks1 *)0xFFFA6).BIT
#define RESF (*(volatile unsigned char *)0xFFFA8)
#define LVIM (*(volatile union un_lvim *)0xFFFA9).lvim
#define LVIM_bit (*(volatile union un_lvim *)0xFFFA9).BIT
#define LVIS (*(volatile union un_lvis *)0xFFFAA).lvis
#define LVIS_bit (*(volatile union un_lvis *)0xFFFAA).BIT
#define WDTE (*(volatile unsigned char *)0xFFFAB)
#define CRCIN (*(volatile unsigned char *)0xFFFAC)
#define IF2 (*(volatile union un_if2 *)0xFFFD0).if2
#define IF2_bit (*(volatile union un_if2 *)0xFFFD0).BIT
#define IF2L (*(volatile union un_if2l *)0xFFFD0).if2l
#define IF2L_bit (*(volatile union un_if2l *)0xFFFD0).BIT
#define IF2H (*(volatile union un_if2h *)0xFFFD1).if2h
#define IF2H_bit (*(volatile union un_if2h *)0xFFFD1).BIT
#define MK2 (*(volatile union un_mk2 *)0xFFFD4).mk2
#define MK2_bit (*(volatile union un_mk2 *)0xFFFD4).BIT
#define MK2L (*(volatile union un_mk2l *)0xFFFD4).mk2l
#define MK2L_bit (*(volatile union un_mk2l *)0xFFFD4).BIT
#define MK2H (*(volatile union un_mk2h *)0xFFFD5).mk2h
#define MK2H_bit (*(volatile union un_mk2h *)0xFFFD5).BIT
#define PR02 (*(volatile union un_pr02 *)0xFFFD8).pr02
#define PR02_bit (*(volatile union un_pr02 *)0xFFFD8).BIT
#define PR02L (*(volatile union un_pr02l *)0xFFFD8).pr02l
#define PR02L_bit (*(volatile union un_pr02l *)0xFFFD8).BIT
#define PR02H (*(volatile union un_pr02h *)0xFFFD9).pr02h
#define PR02H_bit (*(volatile union un_pr02h *)0xFFFD9).BIT
#define PR12 (*(volatile union un_pr12 *)0xFFFDC).pr12
#define PR12_bit (*(volatile union un_pr12 *)0xFFFDC).BIT
#define PR12L (*(volatile union un_pr12l *)0xFFFDC).pr12l
#define PR12L_bit (*(volatile union un_pr12l *)0xFFFDC).BIT
#define PR12H (*(volatile union un_pr12h *)0xFFFDD).pr12h
#define PR12H_bit (*(volatile union un_pr12h *)0xFFFDD).BIT
#define IF0 (*(volatile union un_if0 *)0xFFFE0).if0
#define IF0_bit (*(volatile union un_if0 *)0xFFFE0).BIT
#define IF0L (*(volatile union un_if0l *)0xFFFE0).if0l
#define IF0L_bit (*(volatile union un_if0l *)0xFFFE0).BIT
#define IF0H (*(volatile union un_if0h *)0xFFFE1).if0h
#define IF0H_bit (*(volatile union un_if0h *)0xFFFE1).BIT
#define IF1 (*(volatile union un_if1 *)0xFFFE2).if1
#define IF1_bit (*(volatile union un_if1 *)0xFFFE2).BIT
#define IF1L (*(volatile union un_if1l *)0xFFFE2).if1l
#define IF1L_bit (*(volatile union un_if1l *)0xFFFE2).BIT
#define IF1H (*(volatile union un_if1h *)0xFFFE3).if1h
#define IF1H_bit (*(volatile union un_if1h *)0xFFFE3).BIT
#define MK0 (*(volatile union un_mk0 *)0xFFFE4).mk0
#define MK0_bit (*(volatile union un_mk0 *)0xFFFE4).BIT
#define MK0L (*(volatile union un_mk0l *)0xFFFE4).mk0l
#define MK0L_bit (*(volatile union un_mk0l *)0xFFFE4).BIT
#define MK0H (*(volatile union un_mk0h *)0xFFFE5).mk0h
#define MK0H_bit (*(volatile union un_mk0h *)0xFFFE5).BIT
#define MK1 (*(volatile union un_mk1 *)0xFFFE6).mk1
#define MK1_bit (*(volatile union un_mk1 *)0xFFFE6).BIT
#define MK1L (*(volatile union un_mk1l *)0xFFFE6).mk1l
#define MK1L_bit (*(volatile union un_mk1l *)0xFFFE6).BIT
#define MK1H (*(volatile union un_mk1h *)0xFFFE7).mk1h
#define MK1H_bit (*(volatile union un_mk1h *)0xFFFE7).BIT
#define PR00 (*(volatile union un_pr00 *)0xFFFE8).pr00
#define PR00_bit (*(volatile union un_pr00 *)0xFFFE8).BIT
#define PR00L (*(volatile union un_pr00l *)0xFFFE8).pr00l
#define PR00L_bit (*(volatile union un_pr00l *)0xFFFE8).BIT
#define PR00H (*(volatile union un_pr00h *)0xFFFE9).pr00h
#define PR00H_bit (*(volatile union un_pr00h *)0xFFFE9).BIT
#define PR01 (*(volatile union un_pr01 *)0xFFFEA).pr01
#define PR01_bit (*(volatile union un_pr01 *)0xFFFEA).BIT
#define PR01L (*(volatile union un_pr01l *)0xFFFEA).pr01l
#define PR01L_bit (*(volatile union un_pr01l *)0xFFFEA).BIT
#define PR01H (*(volatile union un_pr01h *)0xFFFEB).pr01h
#define PR01H_bit (*(volatile union un_pr01h *)0xFFFEB).BIT
#define PR10 (*(volatile union un_pr10 *)0xFFFEC).pr10
#define PR10_bit (*(volatile union un_pr10 *)0xFFFEC).BIT
#define PR10L (*(volatile union un_pr10l *)0xFFFEC).pr10l
#define PR10L_bit (*(volatile union un_pr10l *)0xFFFEC).BIT
#define PR10H (*(volatile union un_pr10h *)0xFFFED).pr10h
#define PR10H_bit (*(volatile union un_pr10h *)0xFFFED).BIT
#define PR11 (*(volatile union un_pr11 *)0xFFFEE).pr11
#define PR11_bit (*(volatile union un_pr11 *)0xFFFEE).BIT
#define PR11L (*(volatile union un_pr11l *)0xFFFEE).pr11l
#define PR11L_bit (*(volatile union un_pr11l *)0xFFFEE).BIT
#define PR11H (*(volatile union un_pr11h *)0xFFFEF).pr11h
#define PR11H_bit (*(volatile union un_pr11h *)0xFFFEF).BIT
#define MACRL (*(volatile unsigned short *)0xFFFF0)
#define MACRH (*(volatile unsigned short *)0xFFFF2)
#define PMC (*(volatile union un_pmc *)0xFFFFE).pmc
#define PMC_bit (*(volatile union un_pmc *)0xFFFFE).BIT
 
/*
 Sfr bits
 */
#define ADCE ADM0_bit.no0
#define ADCS ADM0_bit.no7
#define DACE0 DAM_bit.no4
#define DACE1 DAM_bit.no5
#define SPD0 IICS0_bit.no0
#define STD0 IICS0_bit.no1
#define ACKD0 IICS0_bit.no2
#define TRC0 IICS0_bit.no3
#define COI0 IICS0_bit.no4
#define EXC0 IICS0_bit.no5
#define ALD0 IICS0_bit.no6
#define MSTS0 IICS0_bit.no7
#define IICRSV0 IICF0_bit.no0
#define STCEN0 IICF0_bit.no1
#define IICBSY0 IICF0_bit.no6
#define STCF0 IICF0_bit.no7
#define SPD1 IICS1_bit.no0
#define STD1 IICS1_bit.no1
#define ACKD1 IICS1_bit.no2
#define TRC1 IICS1_bit.no3
#define COI1 IICS1_bit.no4
#define EXC1 IICS1_bit.no5
#define ALD1 IICS1_bit.no6
#define MSTS1 IICS1_bit.no7
#define IICRSV1 IICF1_bit.no0
#define STCEN1 IICF1_bit.no1
#define IICBSY1 IICF1_bit.no6
#define STCF1 IICF1_bit.no7
#define RCLOE1 RTCC0_bit.no5
#define RTCE RTCC0_bit.no7
#define RWAIT RTCC1_bit.no0
#define RWST RTCC1_bit.no1
#define RIFG RTCC1_bit.no3
#define WAFG RTCC1_bit.no4
#define WALIE RTCC1_bit.no6
#define WALE RTCC1_bit.no7
#define HIOSTOP CSC_bit.no0
#define XTSTOP CSC_bit.no6
#define MSTOP CSC_bit.no7
#define MCM0 CKC_bit.no4
#define MCS CKC_bit.no5
#define CSS CKC_bit.no6
#define CLS CKC_bit.no7
#define PCLOE0 CKS0_bit.no7
#define PCLOE1 CKS1_bit.no7
#define LVIF LVIM_bit.no0
#define LVIOMSK LVIM_bit.no1
#define LVISEN LVIM_bit.no7
#define LVILV LVIS_bit.no0
#define LVIMD LVIS_bit.no7
#define TMIF11 IF2L_bit.no0
#define TMIF12 IF2L_bit.no1
#define TMIF13 IF2L_bit.no2
#define PIF6 IF2L_bit.no3
#define PIF7 IF2L_bit.no4
#define PIF8 IF2L_bit.no5
#define PIF9 IF2L_bit.no6
#define CMPIF0 IF2L_bit.no7
#define PIF10 IF2L_bit.no7
#define CMPIF1 IF2H_bit.no0
#define PIF11 IF2H_bit.no0
#define TRDIF0 IF2H_bit.no1
#define TRDIF1 IF2H_bit.no2
#define TRGIF IF2H_bit.no3
#define SREIF3 IF2H_bit.no4
#define TMIF13H IF2H_bit.no4
#define IICAIF1 IF2H_bit.no6
#define FLIF IF2H_bit.no7
#define TMMK11 MK2L_bit.no0
#define TMMK12 MK2L_bit.no1
#define TMMK13 MK2L_bit.no2
#define PMK6 MK2L_bit.no3
#define PMK7 MK2L_bit.no4
#define PMK8 MK2L_bit.no5
#define PMK9 MK2L_bit.no6
#define CMPMK0 MK2L_bit.no7
#define PMK10 MK2L_bit.no7
#define CMPMK1 MK2H_bit.no0
#define PMK11 MK2H_bit.no0
#define TRDMK0 MK2H_bit.no1
#define TRDMK1 MK2H_bit.no2
#define TRGMK MK2H_bit.no3
#define SREMK3 MK2H_bit.no4
#define TMMK13H MK2H_bit.no4
#define IICAMK1 MK2H_bit.no6
#define FLMK MK2H_bit.no7
#define TMPR011 PR02L_bit.no0
#define TMPR012 PR02L_bit.no1
#define TMPR013 PR02L_bit.no2
#define PPR06 PR02L_bit.no3
#define PPR07 PR02L_bit.no4
#define PPR08 PR02L_bit.no5
#define PPR09 PR02L_bit.no6
#define CMPPR00 PR02L_bit.no7
#define PPR010 PR02L_bit.no7
#define CMPPR01 PR02H_bit.no0
#define PPR011 PR02H_bit.no0
#define TRDPR00 PR02H_bit.no1
#define TRDPR01 PR02H_bit.no2
#define TRGPR0 PR02H_bit.no3
#define SREPR03 PR02H_bit.no4
#define TMPR013H PR02H_bit.no4
#define IICAPR01 PR02H_bit.no6
#define FLPR0 PR02H_bit.no7
#define TMPR111 PR12L_bit.no0
#define TMPR112 PR12L_bit.no1
#define TMPR113 PR12L_bit.no2
#define PPR16 PR12L_bit.no3
#define PPR17 PR12L_bit.no4
#define PPR18 PR12L_bit.no5
#define PPR19 PR12L_bit.no6
#define CMPPR10 PR12L_bit.no7
#define PPR110 PR12L_bit.no7
#define CMPPR11 PR12H_bit.no0
#define PPR111 PR12H_bit.no0
#define TRDPR10 PR12H_bit.no1
#define TRDPR11 PR12H_bit.no2
#define TRGPR1 PR12H_bit.no3
#define SREPR13 PR12H_bit.no4
#define TMPR113H PR12H_bit.no4
#define IICAPR11 PR12H_bit.no6
#define FLPR1 PR12H_bit.no7
#define WDTIIF IF0L_bit.no0
#define LVIIF IF0L_bit.no1
#define PIF0 IF0L_bit.no2
#define PIF1 IF0L_bit.no3
#define PIF2 IF0L_bit.no4
#define PIF3 IF0L_bit.no5
#define PIF4 IF0L_bit.no6
#define PIF5 IF0L_bit.no7
#define CSIIF20 IF0H_bit.no0
#define IICIF20 IF0H_bit.no0
#define STIF2 IF0H_bit.no0
#define CSIIF21 IF0H_bit.no1
#define IICIF21 IF0H_bit.no1
#define SRIF2 IF0H_bit.no1
#define SREIF2 IF0H_bit.no2
#define TMIF11H IF0H_bit.no2
#define CSIIF00 IF0H_bit.no5
#define IICIF00 IF0H_bit.no5
#define STIF0 IF0H_bit.no5
#define CSIIF01 IF0H_bit.no6
#define IICIF01 IF0H_bit.no6
#define SRIF0 IF0H_bit.no6
#define SREIF0 IF0H_bit.no7
#define TMIF01H IF0H_bit.no7
#define CSIIF10 IF1L_bit.no0
#define IICIF10 IF1L_bit.no0
#define STIF1 IF1L_bit.no0
#define CSIIF11 IF1L_bit.no1
#define IICIF11 IF1L_bit.no1
#define SRIF1 IF1L_bit.no1
#define SREIF1 IF1L_bit.no2
#define TMIF03H IF1L_bit.no2
#define IICAIF0 IF1L_bit.no3
#define TMIF00 IF1L_bit.no4
#define TMIF01 IF1L_bit.no5
#define TMIF02 IF1L_bit.no6
#define TMIF03 IF1L_bit.no7
#define ADIF IF1H_bit.no0
#define RTCIF IF1H_bit.no1
#define ITIF IF1H_bit.no2
#define KRIF IF1H_bit.no3
#define CSIIF30 IF1H_bit.no4
#define IICIF30 IF1H_bit.no4
#define STIF3 IF1H_bit.no4
#define CSIIF31 IF1H_bit.no5
#define IICIF31 IF1H_bit.no5
#define SRIF3 IF1H_bit.no5
#define TRJIF0 IF1H_bit.no6
#define TMIF10 IF1H_bit.no7
#define WDTIMK MK0L_bit.no0
#define LVIMK MK0L_bit.no1
#define PMK0 MK0L_bit.no2
#define PMK1 MK0L_bit.no3
#define PMK2 MK0L_bit.no4
#define PMK3 MK0L_bit.no5
#define PMK4 MK0L_bit.no6
#define PMK5 MK0L_bit.no7
#define CSIMK20 MK0H_bit.no0
#define IICMK20 MK0H_bit.no0
#define STMK2 MK0H_bit.no0
#define CSIMK21 MK0H_bit.no1
#define IICMK21 MK0H_bit.no1
#define SRMK2 MK0H_bit.no1
#define SREMK2 MK0H_bit.no2
#define TMMK11H MK0H_bit.no2
#define CSIMK00 MK0H_bit.no5
#define IICMK00 MK0H_bit.no5
#define STMK0 MK0H_bit.no5
#define CSIMK01 MK0H_bit.no6
#define IICMK01 MK0H_bit.no6
#define SRMK0 MK0H_bit.no6
#define SREMK0 MK0H_bit.no7
#define TMMK01H MK0H_bit.no7
#define CSIMK10 MK1L_bit.no0
#define IICMK10 MK1L_bit.no0
#define STMK1 MK1L_bit.no0
#define CSIMK11 MK1L_bit.no1
#define IICMK11 MK1L_bit.no1
#define SRMK1 MK1L_bit.no1
#define SREMK1 MK1L_bit.no2
#define TMMK03H MK1L_bit.no2
#define IICAMK0 MK1L_bit.no3
#define TMMK00 MK1L_bit.no4
#define TMMK01 MK1L_bit.no5
#define TMMK02 MK1L_bit.no6
#define TMMK03 MK1L_bit.no7
#define ADMK MK1H_bit.no0
#define RTCMK MK1H_bit.no1
#define ITMK MK1H_bit.no2
#define KRMK MK1H_bit.no3
#define CSIMK30 MK1H_bit.no4
#define IICMK30 MK1H_bit.no4
#define STMK3 MK1H_bit.no4
#define CSIMK31 MK1H_bit.no5
#define IICMK31 MK1H_bit.no5
#define SRMK3 MK1H_bit.no5
#define TRJMK0 MK1H_bit.no6
#define TMMK10 MK1H_bit.no7
#define WDTIPR0 PR00L_bit.no0
#define LVIPR0 PR00L_bit.no1
#define PPR00 PR00L_bit.no2
#define PPR01 PR00L_bit.no3
#define PPR02 PR00L_bit.no4
#define PPR03 PR00L_bit.no5
#define PPR04 PR00L_bit.no6
#define PPR05 PR00L_bit.no7
#define CSIPR020 PR00H_bit.no0
#define IICPR020 PR00H_bit.no0
#define STPR02 PR00H_bit.no0
#define CSIPR021 PR00H_bit.no1
#define IICPR021 PR00H_bit.no1
#define SRPR02 PR00H_bit.no1
#define SREPR02 PR00H_bit.no2
#define TMPR011H PR00H_bit.no2
#define CSIPR000 PR00H_bit.no5
#define IICPR000 PR00H_bit.no5
#define STPR00 PR00H_bit.no5
#define CSIPR001 PR00H_bit.no6
#define IICPR001 PR00H_bit.no6
#define SRPR00 PR00H_bit.no6
#define SREPR00 PR00H_bit.no7
#define TMPR001H PR00H_bit.no7
#define CSIPR010 PR01L_bit.no0
#define IICPR010 PR01L_bit.no0
#define STPR01 PR01L_bit.no0
#define CSIPR011 PR01L_bit.no1
#define IICPR011 PR01L_bit.no1
#define SRPR01 PR01L_bit.no1
#define SREPR01 PR01L_bit.no2
#define TMPR003H PR01L_bit.no2
#define IICAPR00 PR01L_bit.no3
#define TMPR000 PR01L_bit.no4
#define TMPR001 PR01L_bit.no5
#define TMPR002 PR01L_bit.no6
#define TMPR003 PR01L_bit.no7
#define ADPR0 PR01H_bit.no0
#define RTCPR0 PR01H_bit.no1
#define ITPR0 PR01H_bit.no2
#define KRPR0 PR01H_bit.no3
#define CSIPR030 PR01H_bit.no4
#define IICPR030 PR01H_bit.no4
#define STPR03 PR01H_bit.no4
#define CSIPR031 PR01H_bit.no5
#define IICPR031 PR01H_bit.no5
#define SRPR03 PR01H_bit.no5
#define TRJPR00 PR01H_bit.no6
#define TMPR010 PR01H_bit.no7
#define WDTIPR1 PR10L_bit.no0
#define LVIPR1 PR10L_bit.no1
#define PPR10 PR10L_bit.no2
#define PPR11 PR10L_bit.no3
#define PPR12 PR10L_bit.no4
#define PPR13 PR10L_bit.no5
#define PPR14 PR10L_bit.no6
#define PPR15 PR10L_bit.no7
#define CSIPR120 PR10H_bit.no0
#define IICPR120 PR10H_bit.no0
#define STPR12 PR10H_bit.no0
#define CSIPR121 PR10H_bit.no1
#define IICPR121 PR10H_bit.no1
#define SRPR12 PR10H_bit.no1
#define SREPR12 PR10H_bit.no2
#define TMPR111H PR10H_bit.no2
#define CSIPR100 PR10H_bit.no5
#define IICPR100 PR10H_bit.no5
#define STPR10 PR10H_bit.no5
#define CSIPR101 PR10H_bit.no6
#define IICPR101 PR10H_bit.no6
#define SRPR10 PR10H_bit.no6
#define SREPR10 PR10H_bit.no7
#define TMPR101H PR10H_bit.no7
#define CSIPR110 PR11L_bit.no0
#define IICPR110 PR11L_bit.no0
#define STPR11 PR11L_bit.no0
#define CSIPR111 PR11L_bit.no1
#define IICPR111 PR11L_bit.no1
#define SRPR11 PR11L_bit.no1
#define SREPR11 PR11L_bit.no2
#define TMPR103H PR11L_bit.no2
#define IICAPR10 PR11L_bit.no3
#define TMPR100 PR11L_bit.no4
#define TMPR101 PR11L_bit.no5
#define TMPR102 PR11L_bit.no6
#define TMPR103 PR11L_bit.no7
#define ADPR1 PR11H_bit.no0
#define RTCPR1 PR11H_bit.no1
#define ITPR1 PR11H_bit.no2
#define KRPR1 PR11H_bit.no3
#define CSIPR130 PR11H_bit.no4
#define IICPR130 PR11H_bit.no4
#define STPR13 PR11H_bit.no4
#define CSIPR131 PR11H_bit.no5
#define IICPR131 PR11H_bit.no5
#define SRPR13 PR11H_bit.no5
#define TRJPR10 PR11H_bit.no6
#define TMPR110 PR11H_bit.no7
#define MAA PMC_bit.no0
 
/*
 Interrupt vector addresses
 */
#define RST_vect 0x0
#define INTDBG_vect 0x2
#define INTWDTI_vect 0x4
#define INTLVI_vect 0x6
#define INTP0_vect 0x8
#define INTP1_vect 0xA
#define INTP2_vect 0xC
#define INTP3_vect 0xE
#define INTP4_vect 0x10
#define INTP5_vect 0x12
#define INTCSI20_vect 0x14
#define INTIIC20_vect 0x14
#define INTST2_vect 0x14
#define INTCSI21_vect 0x16
#define INTIIC21_vect 0x16
#define INTSR2_vect 0x16
#define INTSRE2_vect 0x18
#define INTTM11H_vect 0x18
#define INTCSI00_vect 0x1E
#define INTIIC00_vect 0x1E
#define INTST0_vect 0x1E
#define INTCSI01_vect 0x20
#define INTIIC01_vect 0x20
#define INTSR0_vect 0x20
#define INTSRE0_vect 0x22
#define INTTM01H_vect 0x22
#define INTCSI10_vect 0x24
#define INTIIC10_vect 0x24
#define INTST1_vect 0x24
#define INTCSI11_vect 0x26
#define INTIIC11_vect 0x26
#define INTSR1_vect 0x26
#define INTSRE1_vect 0x28
#define INTTM03H_vect 0x28
#define INTIICA0_vect 0x2A
#define INTTM00_vect 0x2C
#define INTTM01_vect 0x2E
#define INTTM02_vect 0x30
#define INTTM03_vect 0x32
#define INTAD_vect 0x34
#define INTRTC_vect 0x36
#define INTIT_vect 0x38
#define INTKR_vect 0x3A
#define INTCSI30_vect 0x3C
#define INTIIC30_vect 0x3C
#define INTST3_vect 0x3C
#define INTCSI31_vect 0x3E
#define INTIIC31_vect 0x3E
#define INTSR3_vect 0x3E
#define INTTRJ0_vect 0x40
#define INTTM10_vect 0x42
#define INTTM11_vect 0x44
#define INTTM12_vect 0x46
#define INTTM13_vect 0x48
#define INTP6_vect 0x4A
#define INTP7_vect 0x4C
#define INTP8_vect 0x4E
#define INTP9_vect 0x50
#define INTCMP0_vect 0x52
#define INTP10_vect 0x52
#define INTCMP1_vect 0x54
#define INTP11_vect 0x54
#define INTTRD0_vect 0x56
#define INTTRD1_vect 0x58
#define INTTRG_vect 0x5A
#define INTSRE3_vect 0x5C
#define INTTM13H_vect 0x5C
#define INTIICA1_vect 0x60
#define INTFL_vect 0x62
#define BRK_I_vect 0x7E
#endif

Figure 3. iodefine.h structures, unions, and macros.

We will not discuss typedef, structures, unions, and macros in this tutorial. If you are not familiar with them, you can search them on the internet. The macros, unions, and structures here provide us two ways of accessing the registers. A byte at a time (for example: PM4) or a bit at a time (PM4_bit.no4). Let’s check the code in our first project to see how we can use the macro names and variables inside the structure in the iodefine.h file.

In our first project, we made the on-board LED (LED1) blink continuously. In the schematic diagram of the RL78/G14 FPB, LED1 is connected to pin P44 of the MCU. To turn on LED1, we need to make the pin P44 low and then make pin P44 high to turn LED1 off. To do that, first we need to make the pin P44 an output.

Figure 5. RL78/G14 FPB On-board LED Schematic Diagram.

Pin P44 belongs to Port 4 (80-pin/100-pin RL78/G14 devices). Its port mode register is PM44 and port register is P44.

Figure 6. Pin P44 Port Mode and Port Registers.

In chapter 4.3.1 of the hardware user’s manual, we can see that PM44 is bit no. 4 of the port mode register PM4. So to make the pin P44 an output, in line 55 of our code, we used the code PM4_bit.no4 = 0;.

Figure 8. Code line 55 macro name and structure variable.

We used the macro name PM4_bit (inside iodefine.h) and the variable no4 (in the structure (data type: __BITS8) inside iodefine.h) to access bit no. 4 of the PM4 register, and then set it to 0.

The port register of pin P44 is P44 and in chapter 4.3.2 of the hardware user’s manual, P44 is bit no.4 of the P4 port register. To make the pin P44 high or low, we assign a 1 or a 0 value, respectively, to P4_bit.no4 as you can see in line 61 (P4_bit.no4 = 1;) and line 68 (P4_bit.no4 = 0;) or line 76 (P4_bit.no4 = 1;) and line 83 (P4_bit.no4 = 0;) of our code. P4_bit is also a macro name defined inside iodefine.h. So we can access the port register of the pin P44 using the macro name (P4_bit), then a dot (.), and then the variable (no4) that selects the bit.

Okay, so that’s how we set P44 as an output and turn it on and off.

If you remember, the code in our first project makes LED1 blink at a slow rate. But if the switch SW_USR is pressed, it makes the LED1 blink faster. We did that by reading pin P137.

As you can see in the schematic diagram of the RL78/G14 FPB, the switch SW_USR is connected to pin P137. If you’re not going to press it, the pin level is high as it is connected to TARGET_VCC via the 10k pull-up resistor R14. If you press SW_USR, the pin will be connected to GND which makes the pin level low.

Figure 10. RL78/G14 FPB On-board Switch Schematic Diagram.

So normally, the first thing that we’re going to do is access the port mode register of the pin P137 as it belongs to port 13. So we check table 4-12 of the hardware user’s manual and then find out that port 13 doesn’t have a port mode register.

So what’s going on here? How can we set P137 as an input now? So I checked chapter 2.1.17 of the hardware user’s manual and found out that pin P137 is just an input pin only. Maybe that’s why it doesn’t have a port mode register.

So I skipped the port mode register and tried reading its port register directly. As shown in chapter 4.3.2 of the hardware user’s manual, port register P137 is bit no. 7 of the P13 port register.

So in line 60 of our code, inside the if statement test expression, we read the level of the pin P137 and test if it is equal to 1. We used the macro name P13_bit (defined in iodefine.h) and the variable no7 (in the structure (data type: __BITS8) inside iodefine.h).

If P137 is 1, then it means that the switch is not pressed. It is connected to TARGET_VCC so the pin level will always be high if the switch is not pressed. So the code inside the if statement will be executed which just makes the LED1 turn on and turn off after a delay caused by those two nested for loops.

If the switch is pressed, then pin P137 is going to be connected to ground. So the value of P13_bit.no7 is going to be 0. This time the code inside the else statement will be executed. The code inside it is just similar to the code inside the if statement. But as you can see, the value compared to the j variable in the for loop test expression inside the else statement is smaller than the value inside the if statement. This will make the delay shorter and make LED1 blink faster.

Figure 15. RL78/G14 8 LED Chaser Schematic Diagram.

So that’s how we set a GPIO pin as an input or an output and read or write to it. I hope that you can now set any RL78 GPIO pin as an input or an output. But if you’re still not confident, then practice setting the other GPIO pins of the RL78/G14 FPB MCU. Try coding an 8 LED Chaser using pins P75, P76, P77, P10, P11, P12, P52, and P53. These pins are connected to the Arduino headers J7 and J8 (check the quick start guide and schematic diagram of the RL78/G14 FPB, and follow the schematic diagram above).

Also, use pin P54 as an input and enable its on-chip pull-up resistor. If the level of pin P54 is high, the direction of the LED chaser starts from P75 to P53. If the level of pin P54 is low, reverse the direction. I’ve attached the project below but make sure you figured it out first before checking the code. This is just a basic application so I hope you get this one correctly.

Project Files

RL78_G14_FPB_LED_Chaser.zip

If you have questions, you can leave it in the comments section below or you can message us. In the next tutorial, we will discuss interrupts. See you next time!

Renesas (27)
RL78 (9)
Microcontroller (85)
GPIO (2)

Authored By

JB Magoncia

JB is an Electronics Engineer who is interested in audio, embedded systems, and PCB design. He is one of CircuitBread Engineers. JB is also a musician who mainly plays piano/keyboard but can also play bass, guitar, and drums. He currently lives in Cagayan de Oro, Philippines.

Next up:

Renesas RL78 - 5. Interrupt Functions